

**DIPLOMA EXAMINATION IN ENGINEERING/TECHNOLOGY/MANAGEMENT/  
COMMERCIAL PRACTICE – APRIL - 2024**

**VERILOG HDL & PROGRAMMABLE LOGIC DEVICES**

[Maximum Marks : 75]

[Time : 3 hours]

**PART-A**

**I. Answer all the following questions in one word or sentence. Each question carries 1 mark.**

**(9x1=9 marks)**

		Module Outcome	Cognitive level
1	Define identifiers in Verilog.	M1.01	R
2	Mention any two lexical conventions.	M1.03	R
3	.....is a low-level abstraction that describes design in terms of gates.	M2.03	R
4	`include "my_file.v" and `define WIDTH 8 are examples for.....	M1.03	R
5	The continuous assignment that is used to drive net data type variables is the .....statement.	M2.05	R
6	.....is the highest level of abstraction in Verilog modeling.	M3.01	R
7	Write one difference between initial and always block in Verilog.	M3.01	U
8	List any two applications of PAL.	M4.01	R
9	FPGA provides.....( <b>more/less</b> ) logic resources and storage elements than CPLD.	M4.05	U

**PART B**

**II. Answer any Eight questions from the following. Each question carries 3 marks.**

**(8x3=24 marks)**


		Module Outcome	Cognitive level
1	Define System tasks with an example.	M1.02	R
2	Define Compiler directives.	M1.03	R
3	Design the logic circuit given below using Gate level modeling  <div style="text-align: center;"> </div>	M2.03	A
4	Explain the architecture of a basic Verilog HDL Testbench with a block diagram.	M1.03	U
5	Write the syntax of <b>for loop</b> statement in Verilog with an example.	M3.04	R
6	List any 3 applications of FPGA.	M4.03	R
7	Draw CPLD architecture and mention the components.	M4.02	U
8	Differentiate between FPGA and CPLD.	M4.05	U
9	Compare PLA with PAL.	M4.01	U
10	List the components of Verilog module.	M1.04	R

## PART C

Answer **all** questions from the following. Each question carries 7 marks.

**(6x7=42marks)**

		Module Outcome	Cognitive level
III	Explain the Design Flow of HDL.  <b>OR</b>	M1.01	U
IV	Explain the two Design methodologies of HDL.	M1.02	U
V	Design gate level modeling of the following circuit given below:  <div style="text-align: center;"> </div> <b>OR</b>	M2.03	A
VI	Write Verilog HDL description for full adder using Data flow modeling.	M2.08	A
VII	Explain the three ways of specifying delays in continuous assignment statements with examples.  <b>OR</b>	M2.06	U
VIII	Write Data flow modeling of 4:1 MUX in Verilog.	M2.08	A
IX	Explain about procedural assignments in behavioral modelling.  <b>OR</b>	M3.02	U
X	Design full subtractor using behavioral modeling with the following inputs and outputs.  <div style="text-align: center;">    <div style="display: flex; justify-content: space-around; align-items: center;"> <div style="border: 1px solid black; padding: 5px; margin: 5px;"> <math display="block">D = A \oplus B \oplus B_{in}</math> </div> <div style="border: 1px solid black; padding: 5px; margin: 5px;"> <math display="block">B_{out} = \bar{A}B + (\bar{A} + B)B_{in}</math> </div> </div> </div>	M3.05	A

XI	Explain Event timing control in Verilog.  <p style="text-align: center;"><b>OR</b></p>	M3.01	U																				
XII	Write the Verilog HDL description of D flip flop in behavioral modelling.  <div style="display: flex; justify-content: space-around; align-items: center;"> <div data-bbox="494 470 718 705" style="text-align: center;"> <p>Symbol</p>  </div> <div data-bbox="766 425 1045 806" style="text-align: center;"> <p>Table of truth:</p> <table border="1" data-bbox="766 459 1045 806"> <thead> <tr> <th>clk</th> <th>D</th> <th>Q</th> <th><math>\bar{Q}</math></th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>Q</td> <td><math>\bar{Q}</math></td> </tr> <tr> <td>0</td> <td>1</td> <td>Q</td> <td><math>\bar{Q}</math></td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>0</td> </tr> </tbody> </table> </div> </div>	clk	D	Q	$\bar{Q}$	0	0	Q	$\bar{Q}$	0	1	Q	$\bar{Q}$	1	0	0	1	1	1	1	0	M3.04	A
clk	D	Q	$\bar{Q}$																				
0	0	Q	$\bar{Q}$																				
0	1	Q	$\bar{Q}$																				
1	0	0	1																				
1	1	1	0																				
XIII	Explain PAL architecture with diagram.  <p style="text-align: center;"><b>OR</b></p>	M4.01	U																				
XIV	Explain FPGA architecture with the help of a diagram.	M4.03	U																				

\*\*\*\*\*